



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/615,070	07/12/2000	Hiroshi Makino	49657-744	3244	
7590 03/19/2004			EXAMI	EXAMINER	
McDermott Will & Emery			MYERS, PAUL R		
600 13th Street NW Washington, DC 20005-3096			ART UNIT	PAPER NUMBER	
washington, D	20003 3030		2112	10	
			DATE MAILED: 03/19/2004	, (

Please find below and/or attached an Office communication concerning this application or proceeding.

X

,	Application No.	Applicant(s)				
055 4-4'- 0	09/615,070	MAKINO, HIROSHI				
Office Action Summary	Examiner	Art Unit				
	Paul R. Myers	2112				
The MAILING DATE of this communication apperiod for Reply	ppears on the cover sheet with	the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perio - Failure to reply within the set or extended period for reply will, by statu - Any reply received by the Office later than three months after the mail - earned patent term adjustment. See 37 CFR 1.704(b).	1. 1.136(a). In no event, however, may a repepty within the statutory minimum of thirty of will apply and will expire SIX (6) MONTI ute, cause the application to become ABA	(30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 23	December 2003.					
<u></u>						
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) Claim(s) <u>1-13</u> is/are pending in the application 4a) Of the above claim(s) is/are withdrest 5) Claim(s) is/are allowed. 6) Claim(s) <u>1-13</u> is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and subject to restriction and subject to restriction.	rawn from consideration.					
Application Papers						
9) The specification is objected to by the Examir 10) The drawing(s) filed on is/are: a) ac Applicant may not request that any objection to the	ccepted or b) objected to by					
Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the I		· · · · · · · · · · · · · · · · · · ·				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Bure	nts have been received. nts have been received in Api iority documents have been re au (PCT Rule 17.2(a)).	plication No eceived in this National Stage				
* See the attached detailed Office action for a lis	st of the certified copies not re	cceiveu.				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/06 Paper No(s)/Mail Date		Mail Date ormal Patent Application (PTO-152)				

Art Unit: 2112

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 12/23/03 have been fully considered but they are not persuasive.

In regards to applicants review of the Graham v. John Deere Co. Analysis requirements.

The examiner followed Graham v. John Deere Co.

In regards to applicants argument that the examiner failed to ascertain the differences between the prior art and the claims in issue: The examiner treated the two prior art systems of figure 9 and figure 10 as if there were different systems. If they are indeed the same system than the previous examiners 102 rejection was more appropriate than the current examiners 103 rejection. The examiner however notes that the differences between the prior art system of figure 9 and the claimed claims in issue was noted "AAPA Figure 9 does not teach said arbiter circuit activating, when said data is input to/output from none of said plurality of circuit blocks, either one of said first and second signal transmitting circuits in each repeater circuit, so that potential level of said bus node corresponding to said potential fixing circuit is transmitted to said data bus entirely."

In regards to applicants argument that AAPA does not teach potential level of said bus node corresponding to the potential fixing circuit is transmitted to said data bus entirely: This is incorrect AAPA teaches that Japanese Patent Laying-Open NO. 63-85852 proposes a solution to the noise of the unfixed potential level problem of allowing the fixing of bus potentials when the bus is not used.

In regards to applicants argument that AAPA does not teach fixing the bus level when the data bus is not used: AAPA teaches the solution when the bus is not used.

In regards to applicants argument that figure 9 does not teach any bi-directional bus circuitry with a potential fixing circuit for setting the potential level of various bus nodes to a prescribed potential when data is not input to or output from any of a plurality of circuit blocks: The examiner agrees AAPA figure 9 teaches the multiple bus nodes while figure 10 teaches the potential fixing circuit.

In regards to applicants argument that AAPA figure 9 teaches the bus is in a floating state: The examiner agrees. However the AAPA also teaches this is a problem and teaches the use of a bus potential fixing circuit to alleviate this problem.

In regards to applicants argument that Figure 10 teaches a mono-directional bus: This is correct: However figure 9 teaches a bi-directional bus.

In regards to applicants argument that AAPA teaches away from combining the teachings of figure 9 with the teachings of figure 10 due to inherent difficulties. AAPA teaches the floating potential is a problem and the fixed potential of figure 10 is a solution thus it expressly teaches the motivation to combine the teachings of figure 9 with the teachings of figure 10.

In response to Applicant's argument that there is no suggestion to combine the references, the Examiner recognizes that references cannot be arbitrarily combined and that there must be some reason why one skilled in the art would be motivated to make the proposed combination of primary and secondary references. In re Nomiya, 184 USPQ 607 (CCPA 1975). However, there is no requirement that a motivation to make the modification be expressly articulated. The test for combining references is what the combination of disclosures taken as a whole would suggest

Art Unit: 2112

to one of ordinary skill in the art. In re McLaughlin, 170 USPQ 209 (CCPA 1971). references are evaluated by what they suggest to one versed in the art, rather than by their specific disclosures. In re Bozek, 163 USPQ 545 (CCPA) 1969.

The test of obviousness is:

"whether the teachings of the prior art, taken as a whole, would have made obvious the claimed invention," *In re Gorman*, 933 F.2d at 986, 18 USPQ 2d at 1888.

Subject matter is unpatentable under section 103 if it "would have been obvious... to a person having ordinary skill in the art.' While there must be some teaching, reason, suggestion, or motivation to combine existing elements to produce the claimed device, it is not necessary that the cited references or prior art specifically suggest making the combination." *In re Nilssen*, 851 F.2d 1401, 1403, 7 USPQ 2d 1500, 1502 (Fed. Cir. 1988).

"Such suggestion or motivation to combine prior art teachings can derive solely from the existence of a teaching, which one of ordinary skill in the art would be presumed to know, and the use of that teaching to solve the same [or] similar problem which it addresses." *In re Wood*, 599 F.2d 1032, 1037, 202 USPQ 171, 174 (CCPA 1979).

"In sum, it is off the mark for litigants to argue, as many do, that an invention cannot be held to have been obvious unless a suggestion to combine prior art teachings is found *in* a specific reference."

Entire quote from In re Oetiker, 24 USPQ 2d 1443 (CAFC 1992).

Accordingly, it is not required to disclose or specifically suggest particular elements. Instead the measure is what the teachings would suggest to one of ordinary skill in the art, not what the art specifically suggests.

The examiner notes the pervious examiners use of 35 USC 102 is appropriate in that all the claimed features are taught in a single reference, and in light of the current arguments may be more appropriate than the current examiners 35 USC 103 rejection. However since the AAPA teaches two different systems it appears to be more appropriate to apply a single reference 35

Art Unit: 2112

USC 103 to combine the two systems in the single reference. Thus the rejection will be changed to a 103 rejection.

Page 5

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA).
- 4. As per claims 1 and 10, AAPA discloses a bi-directional bus circuitry (Fig. 9, 500; Specification page 1, lines 25-32) shared among a plurality of circuit blocks (Fig. 9, 10-a-d; Specification page 1, line 27 thru page 2, lines 3) comprising:

A data bus divided into (J+1) bus nodes (Fig. 9, Nb1, Nb2; Specification page 1, lines 27-29);

- each of said plurality of circuit blocks being connected to any one of (J+1) bus nodes (Fig. 9; Specification page 1, line 27 thru page 2, line 3);
- a potential fixing circuit provided corresponding to one of said (J+1) bus nodes, for setting a potential level of corresponding said bus node to a prescribed potential when data is input to/output from none of said plurality of circuit blocks (Fig. 10, 600; Specification page 3, line 30 thru page 4, line 17);

Application/Control Number: 09/615,070 Page 6

Art Unit: 2112

- J repeater circuits provided between adjacent said bus nodes respectively (Fig. 9, 50; Specification page 2, lines 4-11);

- each repeater circuit having
- a first signal transmitting circuit transmitting data from one to the other of said adjacent bus nodes (Fig. 9, 51; Specification page 2, lines 4-11), and
- a second signal transmitting circuit transmitting data from said the other to said one of said adjacent bus nodes (Fig. 9, 52; Specification page 2, lines 4-11); and
- an arbiter circuit receiving circuit block information for specifying a circuit block which is an object of data output, and controlling activation of said first and second signal transmitting circuits (Fig. 9, 520, 25; Specification pages 1, line 25 thru page 2, line 33),

AAPA Figure 9 does not teach said arbiter circuit activating, when said data is input to/output from none of said plurality of circuit blocks, either one of said first and second signal transmitting circuits in each repeater circuit, so that potential level of said bus node corresponding to said potential fixing circuit is transmitted to said data bus entirely. AAPA Figure 10 and page 3 lines 15-33 teaches activating, when said data is input to/output from none of said plurality of circuit blocks, a signal transmitting circuit, so that potential level of said bus node corresponding to said potential fixing circuit is transmitted to said data bus entirely. It would have been obvious to a person of ordinary skill in the art to apply AAPA figure 10 potential fixing circuit to all nodes of the repeater because this would have fixed the problem identified by AAPA figure 10 in the system of figure 9.

Art Unit: 2112

5. As per claims 2 and 11, AAPA discloses the claimed invention and furthermore teaches said first signal transmitting circuit includes a first tristate buffer controlled by the arbiter circuit and said second signal transmitting circuit includes a second tristate buffer controlled by the arbiter circuit (Fig. 9, 51, 52; Specification page 2, lines 4-33).

Page 7

- 6. As per claims 3 and 12, AAPA discloses the claimed invention and furthermore teaches J is 1, with two bus nodes (Fig. 9, Nb1, Nb2); a first circuit block group connected to one node (10-a, 10-b); a second circuit block group connected to the other node (10-c, 10-d); the potential fixing circuit is corresponding to either one of bus nodes (Fig. 10; Specification, page 3, line 30 thru page 4, line 17); first signal transmitting circuit transmitting data from one of the nodes (Specification page 2, lines 4-33); second signal transmitting circuit transmitting data from the other of the nodes (Specification page 2, lines 4-33); and an arbiter circuit activates the first or second signal transmitting circuit when data is output from none of the respective circuit blocks (Specification page 2, line 4 thru page 4, line 17).
- 7. As per claim 4, AAPA discloses the claimed invention and furthermore teaches data transmitted over the data bus has two states of high level and low level (Specification page 1, lines 29-32); the potential fixing circuit includes a switch circuit (Fig. 10, QTN) and an arbiter turns on the switch circuit when data bus is not used (Fig. 9, 520, 25, LG50, LG52).
- 8. As per claim 5, AAPA discloses the claimed invention and furthermore teaches a low level and an N-type transistor for switching(Fig. 10, QTN; Specification, page 1, lines 29-32, page 4, lines 1-17).
- 9. As per claim 6, AAPA discloses the claimed invention and furthermore teaches a high level (Specification page 1, lines 29-32). However, AAPA does not explicitly teach a P-type

transistor for switching. Official notice is taken in that both the concepts and advantages of using P-type transistors for switching are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time of the invention to use a P-type transistor for switching to match the system designer's requirements to connect the appropriate signal when the transistor is turned on or off.

10. As per claims 7-9 and 13, AAPA discloses the claimed invention and furthermore teaches the bi-directional bus circuitry for the case when J is 1. However, AAPA does not expand to the case when J is more than 1. Official notice is taken that both the concepts and advantages of duplicating the bi-directional circuitry for more bus nodes and bus repeater circuits are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time of the invention to expand the system to handle any number of bus nodes and repeaters match the system designer's requirements and to provide an efficient system.

Conclusion

11. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2112

however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Paul R. Myers whose telephone number is 703 305 9656. The examiner can normally be reached on Mon-Thur 6:30-4:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 703 305 4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PRM March 18, 2004

PAUL R. MYERS PRIMARY EXAMINER

Paul R. My

Page 9